![]() |
NANO100_BSP V3.04.002
The Board Support Package for Nano100BN Series
|
Modules | |
NANO100 I/O Routines | |
Macros | |
#define | WDT ((WDT_T *) WDT_BASE) |
Pointer to WDT register structure. More... | |
#define | WWDT ((WWDT_T *) WWDT_BASE) |
Pointer to WWDT register structure. More... | |
#define | RTC ((RTC_T *) RTC_BASE) |
Pointer to RTC register structure. More... | |
#define | TIMER0 ((TIMER_T *) TIMER0_BASE) |
Pointer to TIMER0 register structure. More... | |
#define | TIMER1 ((TIMER_T *) TIMER1_BASE) |
Pointer to TIMER1 register structure. More... | |
#define | TIMER2 ((TIMER_T *) TIMER2_BASE) |
Pointer to TIMER2 register structure. More... | |
#define | TIMER3 ((TIMER_T *) TIMER3_BASE) |
Pointer to TIMER3 register structure. More... | |
#define | SHADOW ((SHADOW_T *) SHADOW_BASE) |
Pointer to GPIO shadow register structure. More... | |
#define | I2C0 ((I2C_T *) I2C0_BASE) |
Pointer to I2C0 register structure. More... | |
#define | I2C1 ((I2C_T *) I2C1_BASE) |
Pointer to I2C1 register structure. More... | |
#define | SPI0 ((SPI_T *) SPI0_BASE) |
Pointer to SPI0 register structure. More... | |
#define | SPI1 ((SPI_T *) SPI1_BASE) |
Pointer to SPI1 register structure. More... | |
#define | SPI2 ((SPI_T *) SPI2_BASE) |
Pointer to SPI2 register structure. More... | |
#define | PWM0 ((PWM_T *) PWM0_BASE) |
Pointer to PWM0 register structure. More... | |
#define | PWM1 ((PWM_T *) PWM1_BASE) |
Pointer to PWM1 register structure. More... | |
#define | UART0 ((UART_T *) UART0_BASE) |
Pointer to UART0 register structure. More... | |
#define | UART1 ((UART_T *) UART1_BASE) |
Pointer to UART1 register structure. More... | |
#define | LCD ((LCD_T *) LCD_BASE) |
Pointer to LCD register structure. More... | |
#define | ADC ((ADC_T *) ADC_BASE) |
Pointer to ADC register structure. More... | |
#define | SC0 ((SC_T *) SC0_BASE) |
Pointer to SC0 register structure. More... | |
#define | SC1 ((SC_T *) SC1_BASE) |
Pointer to SC1 register structure. More... | |
#define | SC2 ((SC_T *) SC2_BASE) |
Pointer to SC2 register structure. More... | |
#define | USBD ((USBD_T *) USBD_BASE) |
Pointer to USBD register structure. More... | |
#define | I2S ((I2S_T *) I2S_BASE) |
Pointer to I2S register structure. More... | |
#define | DAC ((DAC_T *) DAC_BASE) |
Pointer to DAC register structure. More... | |
#define | SYS ((SYS_T *) SYS_BASE) |
Pointer to SYS register structure. More... | |
#define | CLK ((CLK_T *) CLK_BASE) |
Pointer to CLK register structure. More... | |
#define | INTR ((INTR_T *) INT_BASE) |
Pointer to INTR register structure. More... | |
#define | PA ((GPIO_T *) GPIOA_BASE) |
Pointer to GPIO port A register structure. More... | |
#define | PB ((GPIO_T *) GPIOB_BASE) |
Pointer to GPIO port B register structure. More... | |
#define | PC ((GPIO_T *) GPIOC_BASE) |
Pointer to GPIO port C register structure. More... | |
#define | PD ((GPIO_T *) GPIOD_BASE) |
Pointer to GPIO port D register structure. More... | |
#define | PE ((GPIO_T *) GPIOE_BASE) |
Pointer to GPIO port E register structure. More... | |
#define | PF ((GPIO_T *) GPIOF_BASE) |
Pointer to GPIO port F register structure. More... | |
#define | GPIO ((GP_DB_T *) GPIODBNCE_BASE) |
Pointer to GPIO debounce register structure. More... | |
#define | VDMA ((VDMA_T *) VDMA_BASE) |
Pointer to VDMA register structure. More... | |
#define | PDMA1 ((PDMA_T *) PDMA1_BASE) |
Pointer to PDMA1 register structure. More... | |
#define | PDMA2 ((PDMA_T *) PDMA2_BASE) |
Pointer to PDMA2 register structure. More... | |
#define | PDMA3 ((PDMA_T *) PDMA3_BASE) |
Pointer to PDMA3 register structure. More... | |
#define | PDMA4 ((PDMA_T *) PDMA4_BASE) |
Pointer to PDMA4 register structure. More... | |
#define | PDMA5 ((PDMA_T *) PDMA5_BASE) |
Pointer to PDMA5 register structure. More... | |
#define | PDMA6 ((PDMA_T *) PDMA6_BASE) |
Pointer to PDMA6 register structure. More... | |
#define | PDMACRC ((DMA_CRC_T *) PDMACRC_BASE) |
Pointer to PDMA CRC register structure. More... | |
#define | PDMAGCR ((DMA_GCR_T *) PDMAGCR_BASE) |
Pointer to PDMA global control register structure. More... | |
#define | FMC ((FMC_T *) FMC_BASE) |
Pointer to FMC register structure. More... | |
#define | EBI ((EBI_T *) EBI_BASE) |
Pointer to EBI register structure. More... | |
The Declaration of NANO100 Series Peripheral
Pointer to ADC register structure.
Definition at line 11684 of file Nano100Series.h.
Pointer to CLK register structure.
Definition at line 11693 of file Nano100Series.h.
Pointer to DAC register structure.
Definition at line 11690 of file Nano100Series.h.
Pointer to EBI register structure.
Definition at line 11712 of file Nano100Series.h.
Pointer to FMC register structure.
Definition at line 11711 of file Nano100Series.h.
#define GPIO ((GP_DB_T *) GPIODBNCE_BASE) |
Pointer to GPIO debounce register structure.
Definition at line 11701 of file Nano100Series.h.
Pointer to I2C0 register structure.
Definition at line 11674 of file Nano100Series.h.
Pointer to I2C1 register structure.
Definition at line 11675 of file Nano100Series.h.
Pointer to I2S register structure.
Definition at line 11689 of file Nano100Series.h.
Pointer to INTR register structure.
Definition at line 11694 of file Nano100Series.h.
Pointer to LCD register structure.
Definition at line 11683 of file Nano100Series.h.
#define PA ((GPIO_T *) GPIOA_BASE) |
Pointer to GPIO port A register structure.
Definition at line 11695 of file Nano100Series.h.
#define PB ((GPIO_T *) GPIOB_BASE) |
Pointer to GPIO port B register structure.
Definition at line 11696 of file Nano100Series.h.
#define PC ((GPIO_T *) GPIOC_BASE) |
Pointer to GPIO port C register structure.
Definition at line 11697 of file Nano100Series.h.
#define PD ((GPIO_T *) GPIOD_BASE) |
Pointer to GPIO port D register structure.
Definition at line 11698 of file Nano100Series.h.
#define PDMA1 ((PDMA_T *) PDMA1_BASE) |
Pointer to PDMA1 register structure.
Definition at line 11703 of file Nano100Series.h.
#define PDMA2 ((PDMA_T *) PDMA2_BASE) |
Pointer to PDMA2 register structure.
Definition at line 11704 of file Nano100Series.h.
#define PDMA3 ((PDMA_T *) PDMA3_BASE) |
Pointer to PDMA3 register structure.
Definition at line 11705 of file Nano100Series.h.
#define PDMA4 ((PDMA_T *) PDMA4_BASE) |
Pointer to PDMA4 register structure.
Definition at line 11706 of file Nano100Series.h.
#define PDMA5 ((PDMA_T *) PDMA5_BASE) |
Pointer to PDMA5 register structure.
Definition at line 11707 of file Nano100Series.h.
#define PDMA6 ((PDMA_T *) PDMA6_BASE) |
Pointer to PDMA6 register structure.
Definition at line 11708 of file Nano100Series.h.
#define PDMACRC ((DMA_CRC_T *) PDMACRC_BASE) |
Pointer to PDMA CRC register structure.
Definition at line 11709 of file Nano100Series.h.
#define PDMAGCR ((DMA_GCR_T *) PDMAGCR_BASE) |
Pointer to PDMA global control register structure.
Definition at line 11710 of file Nano100Series.h.
#define PE ((GPIO_T *) GPIOE_BASE) |
Pointer to GPIO port E register structure.
Definition at line 11699 of file Nano100Series.h.
#define PF ((GPIO_T *) GPIOF_BASE) |
Pointer to GPIO port F register structure.
Definition at line 11700 of file Nano100Series.h.
Pointer to PWM0 register structure.
Definition at line 11679 of file Nano100Series.h.
Pointer to PWM1 register structure.
Definition at line 11680 of file Nano100Series.h.
Pointer to RTC register structure.
Definition at line 11668 of file Nano100Series.h.
Pointer to SC0 register structure.
Definition at line 11685 of file Nano100Series.h.
Pointer to SC1 register structure.
Definition at line 11686 of file Nano100Series.h.
Pointer to SC2 register structure.
Definition at line 11687 of file Nano100Series.h.
#define SHADOW ((SHADOW_T *) SHADOW_BASE) |
Pointer to GPIO shadow register structure.
Definition at line 11673 of file Nano100Series.h.
Pointer to SPI0 register structure.
Definition at line 11676 of file Nano100Series.h.
Pointer to SPI1 register structure.
Definition at line 11677 of file Nano100Series.h.
Pointer to SPI2 register structure.
Definition at line 11678 of file Nano100Series.h.
Pointer to SYS register structure.
Definition at line 11692 of file Nano100Series.h.
#define TIMER0 ((TIMER_T *) TIMER0_BASE) |
Pointer to TIMER0 register structure.
Definition at line 11669 of file Nano100Series.h.
#define TIMER1 ((TIMER_T *) TIMER1_BASE) |
Pointer to TIMER1 register structure.
Definition at line 11670 of file Nano100Series.h.
#define TIMER2 ((TIMER_T *) TIMER2_BASE) |
Pointer to TIMER2 register structure.
Definition at line 11671 of file Nano100Series.h.
#define TIMER3 ((TIMER_T *) TIMER3_BASE) |
Pointer to TIMER3 register structure.
Definition at line 11672 of file Nano100Series.h.
#define UART0 ((UART_T *) UART0_BASE) |
Pointer to UART0 register structure.
Definition at line 11681 of file Nano100Series.h.
#define UART1 ((UART_T *) UART1_BASE) |
Pointer to UART1 register structure.
Definition at line 11682 of file Nano100Series.h.
Pointer to USBD register structure.
Definition at line 11688 of file Nano100Series.h.
Pointer to VDMA register structure.
Definition at line 11702 of file Nano100Series.h.
Pointer to WDT register structure.
Definition at line 11666 of file Nano100Series.h.
Pointer to WWDT register structure.
Definition at line 11667 of file Nano100Series.h.